High-Level Synthesis of Dynamically Scheduled Circuits

Lana Josipović

December 2022





High-Level Synthesis: From Programs to Circuits



- Create a datapath suitable to implement the required computation
- Create a **fixed schedule at compile time** to activate the datapath components



🏦 //र 90	Direct	ion Brig			
∱ 5' 08:50	•	•	• 10:19		
Lausann	ie, gar	e	<pre>nep. 10:19</pre>		
5 '	犬	Walk (Show on the map)	A the second distance of the		
08:50	ſ	Lausanne, Platform 3			
09:21	Ť	Aigle, Platform 1			
2 '	夭	Walk (Show on the map)			
09:29	ſ	Aigle, gare			
09:57	(\neq)	B B 428 Direction Le Sépey, gare			
1 '	火	Walk (Show on the map)			
10:01	ſ	Le Sépey, Platform 1			
	(\neq)	R 428 Direction Les Diablerets	X a		
10:19	♦	Les Diablerets, Platform 1			

- Create a datapath suitable to implement the required computation
- Create a **fixed schedule at compile time** to activate the datapath components





- Create a datapath suitable to implement the required computation
- Create a **fixed schedule at compile time** to activate the datapath components





- Create a datapath suitable to implement the required computation
- Create a **fixed schedule at compile time** to activate the datapath components





- Create a datapath suitable to implement the required computation
- Create a **fixed schedule at compile time** to activate the datapath components





- Create a datapath suitable to implement the required computation
- Create a **fixed schedule at compile time** to activate the datapath components





- Create a datapath suitable to implement the required computation
- Create a **fixed schedule at compile time** to activate the datapath components





- Create a datapath suitable to implement the required computation
- Create a **fixed schedule at compile time** to activate the datapath components





The Limitations of Static Scheduling

```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```

```
1: x[0]=5 → ld hist[5]; st hist[5];
2: x[1]=4 → ld hist[4]; st hist[4];
3: x[2]=4 → ld hist[4]; st hist[4];
RAW dependency
```

- Static scheduling (standard HLS tool)
 - Inferior when memory accesses cannot be disambiguated at compile time



- Dynamic scheduling
 - Maximum parallelism: Only serialize memory accesses on actual dependencies



A Different Way to Do HLS

Static scheduling (standard HLS tool): decide at compile time when each operation executes



Dynamic scheduling (our HLS approach): decide at runtime when each operation executes



A Different Way to Do HLS

Static scheduling (standard HLS tool): decide at **compile time** when each operation executes



Dynamic scheduling (our HLS approach): decide at runtime when each operation executes



A Different Way to Do HLS

Static scheduling (standard HLS tool): decide at compile time when each operation executes



Dynamic scheduling (our HLS approach): decide at runtime when each operation executes







Dataflow Circuits

- We use the **SELF (Synchronous ELastic Flow)** protocol
 - Cortadella et al. Synthesis of synchronous elastic architectures. DAC'06.
- Every component communicates via a pair of handshake signals
- Make scheduling decisions at runtime
 - As soon as all conditions for execution are satisfied, an operation starts



Dataflow Circuits

- We use the SELF (Synchronous ELastic Flow) protocol
 - Cortadella et al. Synthesis of synchronous elastic architectures. DAC'06.
- Every component communicates via a pair of handshake signals
- Make scheduling decisions at runtime
 - As soon as all conditions for execution are satisfied, an operation starts



Dataflow Circuits

- We use the **SELF (Synchronous ELastic Flow)** protocol
 - Cortadella et al. Synthesis of synchronous elastic architectures. DAC'06.
- Every component communicates via a pair of handshake signals
- Make scheduling decisions at runtime
 - As soon as all conditions for execution are satisfied, an operation starts



















```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



fo	r (i=0; i <n; i++)="" th="" {<=""></n;>
	hist[x[i]] = hist[x[i]] + weight[i];
}	





```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



Single token on cycle, in-order tokens in noncyclic paths



Backpressure from slow paths prevents pipelining


```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



Buffers as registers to break combinational paths

```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



Buffers as FIFOs to regulate throughput



BEFORE

Fork

ht[i]

4 stages

N

comb.

Fork

Branch

Exit: i=N



• Model each program loop as a concurrent, choice-free Petri net (= marked graph)

- MILP model to optimize throughput of the choice-free Petri net under a clock period constraint



4

- Model each program loop as a concurrent, choice-free Petri net (= marked graph)
 - MILP model to optimize throughput of the choice-free Petri net under a clock period constraint



Objective: maximize throughput for a target period and minimize buffer slot count

throughput max: $\Phi - \lambda$ small const. c buffer slots

- Model each program loop as a concurrent, choice-free Petri net (= marked graph)
 - MILP model to optimize throughput of the choice-free Petri net under a clock period constraint



Objective: maximize throughput for a target period and minimize buffer slot count

max: $\Phi - \lambda \cdot \sum_{c} N_{c}$

Path constraints: add buffers to meet target clock period

target period N-buff $t_c^{out} \ge t_c^{in} - CP \cdot R_c$ $CP \ge t_{c_2}^{in} \ge t_{c_1}^{out} + D_u$

in/out arrival time unit comb. delay

- Model each program loop as a concurrent, choice-free Petri net (= marked graph)
 - MILP model to optimize throughput of the choice-free Petri net under a clock period constraint



Objective: maximize throughput for a target period and minimize buffer slot count

Path constraints: add buffers to meet target clock period

max:
$$\Phi - \lambda \cdot \sum_{c} N_{c}$$

target period N-buff $t_c^{out} \ge t_c^{in} - CP \cdot R_c$ $CP \ge t_{c_2}^{in} \ge t_{c_1}^{out} + D_u$

in/out arrival time unit comb. delay

- Model each program loop as a concurrent, choice-free Petri net (= marked graph)
 - MILP model to optimize throughput of the choice-free Petri net under a clock period constraint



Objective: maximize throughput for a target period and minimize buffer slot count

Path constraints: add buffers to meet target clock period

Throughput constraints: compute average number of tokens in a channel

max: $\Phi - \lambda \cdot \sum_{c} N_{c}$

 $t_{c}^{out} \geq t_{c}^{in} - CP \cdot R_{c}$ $CP \geq t_{c_{2}}^{in} \geq t_{c_{1}}^{out} + D_{u}$ token retiming $\Theta_{c} = B_{b} + r_{v} - r_{u}$ $\Theta_{c} \geq \Phi + R_{c} - 1$ channel occupancy

Target CP = 4 ns

- Model each program loop as a concurrent, choice-free Petri net (= marked graph)
 - MILP model to optimize throughput of the choice-free Petri net under a clock period constraint



Objective: maximize throughput for a target period and minimize buffer slot count

Path constraints: add buffers to meet target clock period

Throughput constraints: compute average number of tokens in a channel

max: $\Phi - \lambda \cdot \sum_{c} N_{c}$

 $t_{c}^{out} \geq t_{c}^{in} - CP \cdot R_{c}$ $CP \geq t_{c_{2}}^{in} \geq t_{c_{1}}^{out} + D_{u}$ token retiming $\Theta_{c} = B_{b} + r_{v} - r_{u}$ $\Theta_{c} \geq \Phi + R_{c} - 1$ channel occupancy

Target CP = 4 ns Throughput: Φ = 1

- Model each program loop as a concurrent, choice-free Petri net (= marked graph)
 - MILP model to optimize throughput of the choice-free Petri net under a clock period constraint



Objective: maximize throughput for a target period and minimize buffer slot count

Path constraints: add buffers to meet target clock period

Throughput constraints: compute average number of tokens in a channel

max: $\Phi - \lambda \cdot \sum_{c} N_{c}$

 $t_{c}^{out} \geq t_{c}^{in} - CP \cdot R_{c}$ $CP \geq t_{c_{2}}^{in} \geq t_{c_{1}}^{out} + D_{u}$ token retiming $\Theta_{c} = B_{b} + r_{v} - r_{u}$ $\Theta_{c} \geq \Phi + R_{c} - 1$ channel occupancy

Target CP = 4 ns Throughput: Φ = 1

- Model each program loop as a concurrent, choice-free Petri net (= marked graph)
 - MILP model to optimize throughput of the choice-free Petri net under a clock period constraint



Objective: maximize throughput for a target period and minimize buffer slot count

Path constraints: add buffers to meet target clock period

Throughput constraints: compute average number of tokens in a channel

Buffer sizing: add buffer slots to avoid backpressure and maximize throughput

max: $\Phi - \lambda \cdot \sum_{c} N_{c}$

 $t_{c}^{out} \ge t_{c}^{in} - CP \cdot R_{c}$ $CP \ge t_{c_{2}}^{in} \ge t_{c_{1}}^{out} + D_{u}$

$$\Theta_c = B_b + r_v - r_u$$

$$\Theta_c \ge \Phi + R_c - 1$$

channel emptiness $N_c \ge \Theta_c + \Theta_c^\circ$ buffer slots



- Model each program loop as a concurrent, choice-free Petri net (= marked graph)
 - MILP model to optimize throughput of the choice-free Petri net under a clock period constraint



Throughput: $\Phi = 1$

Objective: maximize throughput for a target period and minimize buffer slot count

Path constraints: add buffers to meet target clock period

Throughput constraints: compute average number of tokens in a channel

Buffer sizing: add buffer slots to avoid backpressure and maximize throughput

max: $\Phi - \lambda \cdot \sum_{c} N_{c}$

 $t_{c}^{out} \ge t_{c}^{in} - CP \cdot R_{c}$ $CP \ge t_{c_{2}}^{in} \ge t_{c_{1}}^{out} + D_{u}$

$$\Theta_c = B_b + r_v - r_u$$
$$\Theta_c \ge \Phi + R_c - 1$$

channel emptiness $N_c \ge \Theta_c + \Theta_c^\circ$ buffer slots

Model each program loop as a concurrent, choice-free Petri net (= marked graph)

- MILP model to optimize throughput of the choice-free Petri net under a clock period constraint



Objective: maximize throughput for a target period and minimize buffer slot count

Path constraints: add buffers to meet target clock period

Throughput constraints: compute average number of tokens in a channel

Buffer sizing: add buffer slots to avoid backpressure and maximize throughput

max: $\Phi - \lambda \cdot \sum_{c} N_{c}$

 $t_{c}^{out} \ge t_{c}^{in} - CP \cdot R_{c}$ $CP \ge t_{c_{2}}^{in} \ge t_{c_{1}}^{out} + D_{u}$

 $\Theta_c = B_b + r_v - r_u$ $\Theta_c \ge \Phi + R_c - 1$

 $N_c \geq \Theta_c + \Theta_c^\circ$

- Model each program loop as a concurrent, choice-free Petri net (= marked graph)
 - MILP model to optimize throughput of the choice-free Petri net under a clock period constraint



Objective: maximize throughput for a target period and minimize buffer slot count

Path constraints: add buffers to meet target clock period

Throughput constraints: compute average number of tokens in a channel

Buffer sizing: add buffer slots to avoid backpressure and maximize throughput

max:
$$\Phi - \lambda \cdot \sum_{c} N_{c}$$

 $t_{c}^{out} \ge t_{c}^{in} - CP \cdot R_{c}$ $CP \ge t_{c_{2}}^{in} \ge t_{c_{1}}^{out} + D_{u}$

$$\Theta_c = B_b + r_v - r_u$$

$$\Theta_c \ge \Phi + R_c - 1$$

 $N_c \geq \Theta_c + \Theta_c^\circ$

- Model each program loop as a concurrent, choice-free Petri net (= marked graph)
 - MILP model to optimize throughput of the choice-free Petri net under a clock period constraint



Objective: maximize throughput for a target period and minimize buffer slot count

Path constraints: add buffers to meet target clock period

Throughput constraints: compute average number of tokens in a channel

Buffer sizing: add buffer slots to avoid backpressure and maximize throughput

max: $\Phi - \lambda \cdot \sum_{c} N_{c}$

 $t_{c}^{out} \ge t_{c}^{in} - CP \cdot R_{c}$ $CP \ge t_{c_{2}}^{in} \ge t_{c_{1}}^{out} + D_{u}$

 $\Theta_c = B_b + r_v - r_u$ $\Theta_c \ge \Phi + R_c - 1$

 $N_c \geq \Theta_c + \Theta_c^\circ$

Target CP = 3 ns Throughput: Φ = 1/2

- Model each program loop as a concurrent, choice-free Petri net (= marked graph)
 - MILP model to optimize throughput of the choice-free Petri net under a clock period constraint



Objective: maximize throughput for a target period and minimize buffer slot count

Path constraints: add buffers to meet target clock period

Throughput constraints: compute average number of tokens in a channel

Buffer sizing: add buffer slots to avoid backpressure and maximize throughput

max: $\Phi - \lambda \cdot \sum_{c} N_{c}$

 $t_{c}^{out} \ge t_{c}^{in} - CP \cdot R_{c}$ $CP \ge t_{c_{2}}^{in} \ge t_{c_{1}}^{out} + D_{u}$

 $\Theta_c = B_b + r_v - r_u$ $\Theta_c \ge \Phi + R_c - 1$

 $N_c \geq \Theta_c + \Theta_c^\circ$

Target CP = 3 ns Throughput: Φ = 1/2

HLS of Dynamically Scheduled Circuits



Saving Resources through Sharing

- Static HLS: share units between operations which execute in different clock cycles
- Dynamic HLS: share units based on their average utilization with tokens

Saving Resources through Sharing

- Static HLS: share units between operations which execute in different clock cycles
- Dynamic HLS: share units based on their average utilization with tokens

```
for (i = 0; i < N; i++) {
    a[i] = a[i]*x;
    b[i] = b[i]*y;
}</pre>
```



Sharing not possible without damaging throughput

Use choice-free Petri net model to decide what to share

Josipović, Marmet, Guerrieri, and Ienne. Resource Sharing in Dataflow Circuits. FCCM 2022. Best Paper Award Nominee

Saving Resources through Sharing

- Static HLS: share units between operations which execute in different clock cycles
- Dynamic HLS: share units based on their average utilization with tokens



```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



Backpressure from slow paths prevents pipelining

```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}</pre>
```



Buffers for high throughput

```
for (i=0; i<N; i++) {</pre>
                                                             1: x[0]=5 \rightarrow 1d hist[5]; st hist[5];
                                                             2: x[1]=4 → ld hist[4]; st hist[4];
   hist[x[i]] = hist[x[i]] + weight[i];
                                                             3: x[2]=4 \rightarrow 1d \text{ hist}[4]; st hist[4];
                                                                                           RAW dependency
```

}



What about memory?

HLS of Dynamically Scheduled Circuits



We Need a Load-Store Queue (LSQ)!

• Traditional processor LSQs allocate memory instructions in program order



• Dataflow circuits have **no notion of program order**



We Need a Load-Store Queue (LSQ)!

• Traditional processor LSQs allocate memory instructions in program order



• Dataflow circuits have **no notion of program order**



Dataflow Circuit with the LSQ

}

```
for (i=0; i<N; i++) {</pre>
                                                               1: x[0]=5 \rightarrow 1d hist[5]; st hist[5];
   hist[x[i]] = hist[x[i]] + weight[i];
                                                               2: x[1]=4 \rightarrow 1d hist[4]; st hist[4];
                                                                3: x[2]=4 \rightarrow 1d \text{ hist}[4]; st hist[4];
                                                                                               RAW dependency
```



High-throughput pipeline with memory dependencies honored

HLS of Dynamically Scheduled Circuits



- Contain speculation in a region of the circuit delimited by special components
 - Issue speculative tokens (pieces of data which might or might not be correct)
 - Squash and replay in case of misspeculation



- Contain speculation in a region of the circuit delimited by special components
 - Issue speculative tokens (pieces of data which might or might not be correct)
 - Squash and replay in case of misspeculation



- Contain speculation in a region of the circuit delimited by special components
 - Issue speculative tokens (pieces of data which might or might not be correct)
 - Squash and replay in case of misspeculation



- Contain speculation in a region of the circuit delimited by special components
 - Issue speculative tokens (pieces of data which might or might not be correct)
 - Squash and replay in case of misspeculation



HLS of Dynamically Scheduled Circuits



Static HLS vs. dynamic HLS?

Dynamatic: An Open-Source HLS Compiler

• From C/C++ to synthesizable dataflow circuit description



Reduced execution time in irregular benchmarks (speedup of up to 14.9X)

But... dataflow computation is resource-expensive!

Josipović, Guerrieri, and Ienne. Dynamatic: From C/C++ to Dynamically Scheduled Circuits. FPGA 2020

7

The Cost of Dataflow Computation

for (i=0; i<N; i++) {
 a[i] = a[i]*c;
}</pre>


The Cost of Dataflow Computation



Distributed dataflow handshake mechanism: resource and frequency overhead

The Cost of Dataflow Computation



Do we need expensive dataflow logic *everywhere*?

Removing Excessive Dynamism



Removing Excessive Dynamism



Restrict the generality of dataflow logic whenever it is not needed

Removing Excessive Dynamism



How to guarantee correctness of simplifications for *any possible* circuit behavior?

Proving Properties to Eliminate Excessive Dynamism



For each channel: prove the **absence of backpressure** (remove logic to compute the ready signal) AG (valid \rightarrow ready)

Proving Properties to Eliminate Excessive Dynamism



For each channel: prove the **absence of backpressure** (remove logic to compute the ready signal) AG (valid \rightarrow ready)

For each pair of channels: prove trigger equivalence (remove logic to compute one of the valid signals) AG (valid1 \leftrightarrow valid2)

Proving Properties to Eliminate Excessive Dynamism



For each channel: prove the **absence of backpressure** (remove logic to compute the ready signal) AG (valid \rightarrow ready)

For each pair of channels: prove trigger equivalence (remove logic to compute one of the valid signals) AG (valid1 \leftrightarrow valid2)

Up to 50% area reduction without a performance penalty

But it is very slow (~hrs)...

Ensuring Scalability by Compositional Verification

- **Decompose circuit** into regions whose properties can be verified independently
- Abstract the complexity of other regions into simpler nodes that have the same properties as the circuit they encapsulate



Ensuring Scalability by Compositional Verification

- **Decompose circuit** into regions whose properties can be verified independently
- Abstract the complexity of other regions into simpler nodes that have the same properties as the circuit they encapsulate



Up to 8X reduction in checking time

DYNAMO: Digital Systems and Design Automation Group



MSc & BSc Projects and Theses

- Use **Petri nets** to describe circuits and their behaviors
 - Component modelling
 - Performance and area optimizations
- Use **model checking** to prove circuit properties and improve their quality
 - Checking more complex properties
 - Dealing with scalability issues
- And many other topics...
- Check link on last slide for (non-exhaustive) list of projects!

Come work with us! 🙂

New Course in Spring 2023: Synthesis of Digital Circuits

- Algorithms, tools, and methods to generate circuits from high-level programs
 - How does 'classic' HLS work?
- Recent advancements and current challenges of HLS for FPGAs
 - What is HLS still missing?
- Course organization
 - First part: lectures+exercises
 - Second part: practical work + seminar-like discussions
- Link to Course Catalogue info (2023)

Hope to see you there! ③

Thanks! 🙂

Research group



<u>Link</u>

Project list 2023



<u>Link</u>